



exp 1 - Proteus 8 Professional - Schematic Capture
File Edit View Tool Design Graph Debug Library Template System Help
Schematic Capture
PCB Layout
Source Code
TERMINALS
DEFAULT
INPUT
OUTPUT
BIDIR
POWER
GROUND
CHASSIS
DYNAMIC
BUS
NC
U1
XTAL1
XTAL2
RST
PSEN
ALE
EA
P1.0
P1.1
P1.2
P1.3
P1.4
P1.5
P1.6
P1.7
P0.0/AD0
P0.1/AD1
P0.2/AD2
P0.3/AD3
P0.4/AD4
P0.5/AD5
P0.6/AD6
P0.7/AD7
P2.0/A8
P2.1/A9
P2.2/A10
P2.3/A11
P2.4/A12
P2.5/A13
P2.6/A14
P2.7/A15
P3.0/RXD
P3.1/TXD
P3.2/INT0
P3.3/INT1
P3.4/T0
P3.5/T1
P3.6/WR
P3.7/RD
80C51
C1
33pF
C2
33pF
X1
CRYSTAL
D2
LED-GREEN
5 Message(s)
ANIMATING: 00:00:17.550000 (CPU load 9%)
x: -2500.0 y: +1800.0
ENG
US
09:15 AM
30-09-2026


exp 1 - Proteus 8 Professional - Source Code
File Project Build Edit Debug System Help
Debug
Schematic Capture
PCB Layout
Source Code
8051 CPU\Source Code - U1
C:\Users\HP\AppData\Local\Temp\VSM Studio\3ac867f49c6c4f8ab9e429e6b5879001\80C51_1\Debug\Debug.SDI
1 ORG 0000H
2
3 UP: SETB P2.0
4 ACALL DELAY
5 CLR P2.0
6 ACALL DELAY
7 SJMP UP
8
9 DELAY: MOV R4,#35
10 H1: MOV R3,#255
11 H2: DJNZ R3,H2
12 DJNZ R4,H1
13 RET
14
15 END
5 Message(s)
PAUSED: 00:00:43.250000
ENG
US
09:15 AM
30-09-2026


exp 1 - Proteus 8 Professional - Schematic Capture
File Edit View Tool Design Graph Debug Library Template System Help
Schematic Capture
PCB Layout
Source Code
TERMINALS
DEFAULT
INPUT
OUTPUT
BIDIR
POWER
GROUND
CHASSIS
DYNAMIC
BUS
NC
U1
XTAL1
XTAL2
RST
PSEN
ALE
EA
P1.0
P1.1
P1.2
P1.3
P1.4
P1.5
P1.6
P1.7
P0.0/AD0
P0.1/AD1
P0.2/AD2
P0.3/AD3
P0.4/AD4
P0.5/AD5
P0.6/AD6
P0.7/AD7
P2.0/A8
P2.1/A9
P2.2/A10
P2.3/A11
P2.4/A12
P2.5/A13
P2.6/A14
P2.7/A15
P3.0/RXD
P3.1/TXD
P3.2/INT0
P3.3/INT1
P3.4/T0
P3.5/T1
P3.6/WR
P3.7/RD
80C51
C1
33pF
C2
33pF
X1
CRYSTAL
D2
LED-GREEN
5 Message(s)
ANIMATING: 00:00:17.550000 (CPU load 9%)
x: -2500.0 y: +1800.0
ENG
US
09:15 AM
30-09-2026

exp 1 - Proteus 8 Professional - Source Code

File Project Build Edit Debug System Help

Debug

Schematic Capture | PCB Layout | Source Code

Projects

80C51(U1)

Source Files

main.asm

main.asm

```
ORG 0000H

LOOP:
    SETB P2.0
    ACALL DELAY
    CLR P2.0
    ACALL DELAY
    SJMP LOOP

DELAY:
    MOV R4,#120

H1:
    MOV R3,#255

H2:
    DJNZ R3,H2
    DJNZ R4,H1

    RET

END
```

VSM Studio Output

11 Message(

Ready

31°

ENG US

09:34 AM 30-09-2026